ABSTRACT Position and growth direction control in chemical vapor deposition (CVD) of WS 2 and SnS 2 by using patterned Si/SiO 2 substrates has been demonstrated. It was found that step edges effectively worked as crystal nuclei and lateral crystal growth from the edges with a certain level of growth directionality was observed. Gas source CVD using industrially friendly precursors (WF 6, SnCl 4 , and H 2 S) has also been developed and WS 2 and SnS 2 synthesis with wafer-scale uniformity have been obtained.
I. INTRODUCTION
Atomically thin 2D metal dichalcogenides (MX2) with a variety of attractive electrical and optical properties are of great interest due to their potential ability to overcome the limit of conventional semiconductor devices such as ultimately scaled CMOS, memory, various types of sensors and optical devices [1] - [4] . In order to exploit the intrinsic attractive features of 2D MX2 in real applications, sophisticated CVD technique compatible with semiconductor industry are mandatory. Although logic circuits operation by using largearea CVD grown MoS 2 has been demonstrated [5] , there are still many issues to be addressed in terms of crystal quality, variability and compatibility with conventional Si large scale integrated circuit (LSI) processes.
As for the crystal quality and variability, large area growth is not always beneficial because it does not mean the single crystal (domain) growth, rather in general, it requires dense crystal nuclei, and therefore leading to small grain size. Consequently, it would result in lower device performance and larger variability compared with the devices fabricated within single crystal. Instead, since the individual device size is the order of µm at most, it is considered that the position-controlled single crystal growth even within limited area can be a solution when the grain size is larger than the device size. Although it has been known that selectively formed metal islands can be crystal nucleation sites and used for position-controlled growth [6] , the use of metal is not compatible with real LSI front end of line (FEOL) processes.
Another important issue in the applications of MX 2 to real LSI is the establishment of CVD technology compatible with the industrial production. Since solid source CVD that has been widely studied so far [7] cannot be used for the mass production due to the lack of scalability, controllability and reproducibility, it is strongly desired to develop gas source CVD using industrially applicable precursors.
In this paper, we demonstrate the position-controlled WS 2 and SnS 2 CVD growth by just using Si/SiO 2 patterned substrates where the step edges effectively work as crystal nucleation sites. Also, results of gas source CVD synthesis using industrial-compatible precursors of WF 6 , SnCl 4 , and H 2 S are presented. Following previous conference paper [8] , we added here the new analytical results and discussion about crystal orientation alignment in WS 2 growth. Results of growth uniformity in gas source CVD, some TEM and 2168-6734 c 2018 IEEE. Translations and content mining are permitted for academic research only.
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II. EXPERIMENTAL
For the position-controlled CVD growth, narrow Si-line patterns with width of 50 -1000 nm and square tile-shaped structures with width of ∼100 µm were fabricated by using standard EB lithography and reactive ion etching on Si-oninsulator (SOI) substrates with Si thickness and buried oxide thickness of 88 and 150 nm, respectively. 40-nm thermal oxide (SiO 2 ) are used as hard mask for SOI layer etching and it protected the Si top surface during the CVD process of MX 2 . Schematic picture of fabricated Si-line pattern is shown in Fig. 1 . In the experiments for position-controlled growth, standard atmospheric pressure two-zone solid source CVD with a quartz tube furnace [9] were employed where WO 3 , SnO 2 , and S powder were used as source materials and N 2 was used as carrier gas. During deposition, WO 3 and SnO 2 were heated at 1050 • C and 550 • C, respectively, while S was separately heated at 150-160 • C in the upstream side of the quartz tube.
On the other hand, gas source reduced pressure CVD experiments were carried out by using WF 6 , SnCl 4 , and H 2 S as source gases under the growth pressure in the range of 0.1 -10000 Pa. Ar was also used as a dilute gas in some cases. Fig. 2 schematically shows two types of the gas source CVD system used in this study. One was a hotwall system with a standard quartz tube furnace, and the other one was a cold-wall one with a stainless-steel chamber and a substrate heating stage. In both CVD systems, total and partial gas pressures can be precisely controlled by a regulator valve attached ahead of a vacuum pump and mass flow controllers for each gas source. In the gas source hot-wall CVD experiments, furnace temperature was set at 500-650 • C, while in the cold-wall CVD, the sample stage was heated at 400-600 • C, resulting in the substrate surface temperature of around 200-400 • C measured by radiation thermometer. For both cases, CVD experiments were performed on thermally oxidized Si substrates with SiO 2 thickness of 100 nm. Fig. 3 shows optical microscope images of (a) WS 2 and (b) SnS 2 grown by solid source CVD on Si-line patterned substrates. It is clearly observed that both materials were selectively grown from the Si-line patterns, demonstrating successful position-controlled growth by using Si patterned substrates. Since this method needs only Si-based substrates and processes, it is quite useful for real LSI applications. Here, it is seen that the formation of discrete grain is more remarkable in the case of WS 2 . This might be due to higher growth temperature for WS 2 and resultant lower nucleation site density and longer diffusion length of source atoms on the substrate surface. In order to clarify whether the position of nucleation site is on the top or the edge of the Siline pattern, we also performed the experiments using square tile-shaped patterns as shown in Fig. 4 . It is clearly seen that the position-controlled growth is also effective by using the Si tile. This result clearly indicates that position-controlled growth originates in the crystal nucleation at the step edge of the Si pattern not at the top surface. Here, it is interesting to see the quite uniform lateral growth along 100-µm sides of the tile in the case of SnS 2 growth. Although the grain structure as well as crystal orientation could not be evaluated due to nonexistence of discrete grain islands in the case of SnS 2 , this uniform growth direction alignment is advantageous in terms of realistic device layout in LSIs. Crystal orientation alignment in the case of WS 2 is discussed later. Fig. 5 shows the cross sectional TEM images of (a) WS 2 , (b) SnS 2 of the same samples as in Fig. 3 . Conformal WS 2 as well as SnS 2 layers with the thickness of ∼1.0 nm (1∼2ML) are confirmed. These images clearly show that the lateral growth continuously proceeds beyond the steps for both materials. From the results shown above, mechanism of position-controlled growth can be summarized as shown in Fig. 6 , that is, source atoms adhere to the step edges after diffusion on the substrate surface, and then the lateral crystal growth proceeds from the edges to both sides (vertical and horizontal directions). Therefore, if this mechanism is the case, not only concave but also convex patterns could be useful for the position-controlled growth. The impact of the topological feature of the pattern on the 1160 VOLUME 6, 2018
III. RESULTS AND DISCUSSION

A. POSITION AND GROWTH DIRECTION-CONTROLLED GROWTH
position-controlled growth property is very important issue for the next work. Another point of cross sectional TEM images is an existence of unintentionally formed oxide on the Si side surfaces before and/or during CVD processes. This implies that crystal Si does not play an important role in the crystal nucleation at the step edges, rather, just a physical shape of steps has a meaning. This fact suggests the possibility of position-controlled growth by just using oxidized SiO 2 /Si patterned substrates instead of using SOI substrates as in this study, which should be more favorable from the application point of view because the use of only Si substrates is much more cost effective. As for the in-plane crystal orientation of discrete WS 2 crystal, it seems to somewhat align to the Si-line pattern direction as shown in the expanded picture in Fig. 3 (a) . Here, the each discrete triangular-shaped WS 2 is considered to be single crystal because each discrete grain is formed beyond the steps as shown in Fig. 5 (a) . To quantitatively verify the in-plain crystal orientation alignment, we took the statics of 110 discrete grains grown on the Si-line patterns. Fig. 7 shows the distribution of the in-plane angle of each discrete grain against the Si-line pattern. Here, the angle is taken as shown in the inset. It is found that the histogram has two distinct peaks around 60 and 120 degree, indicating that the one side of the triangular-shaped grain tend to align parallel to the Si-line pattern direction. Although the precise mechanism of this in-plane crystal orientation alignment has not been fully modeled yet, it is considered to relate to the initial stage of crystal growth along Si-line pattern direction just after the edge-induced crystal nucleation. That is, in early stage of crystal growth, lateral growth along Si-line direction can be enhanced due to higher sticking probability of source atoms at the step edge as show in Fig. 6 . And this can increase the probability that one side of triangular grain align to the Si-line pattern direction. Further detailed studies are needed to verify the mechanisms. Step edge effective works as a crystal nucleation site.
B. GAS SOURCE CVD GROWTH
For practical applications of 2D MX 2 , gas source CVD technique compatible with industrial production is strongly required. Although there have been some reports about gas source CVD for MX 2 [10] , [11] , it is still quite limited compared with conventional solid source one and much further progress to improve crystal quality is indispensable. Here, we report the results of gas source CVD of WS 2 and SnS 2 synthesized by using industrially friendly VOLUME 6, 2018 1161 gas precursors, WF 6 , SnCl 4 , and H 2 S. Fig. 8 shows Raman spectra of (a) WS 2 and (b) SnS 2 grown under different total pressure (P tot ) in the hot-wall CVD system at 500 • C. Here, any dilute gases were not used. It is noted that in the case of SnS 2 growth, substrates needed to be put outside the furnace (downstream side) to get the film deposition and the actual temperature of substrates were around 300 • C or lower, while WS 2 was grown inside the furnace at the set temperature. No deposition of SnS 2 inside the furnace suggests the lower adsorption coefficient of SnS 2 sources than that of WS 2 sources at the same temperature. It is seen that the distinct WS 2 peaks are obtained under wide range of P tot , while SnS 2 peak is obtained only under lower P tot and different phase peak of SnS [12] became significant at higher P tot . This result indicates the importance of pressure control to obtain the better phase uniformity in SnS 2 synthesis. Fig. 9 shows photoluminescence (PL) spectrum of WS 2 grown by hotwall CVD at 650 • C, 1 kPa (flow rate of WF 6 , H 2 S and Ar are 0.05, 10 and 100 sccm, respectively). Clear peak corresponding to excitonic direct gap transition (2.01 eV) are observed. Full width of half maximum (FWHM) is 60 meV, which is comparable to the single crystal WS 2 grown by solid source CVD (FWHM = 42 -68 meV) [9] , [13] . It should be noted here that our samples are definitely not single crystal because any triangular-shaped grains were not observed at all, rather uniformly coated film was seen by optical microscope as shown in the inset. Then, obviously observed PL here is considered to come from the single crystal parts with relatively high quality inside the grain. The impact of grain size on PL characteristics such as intensity, energy, FWHM, and life time should be an important issue for the future work. Meanwhile, similar to the case of WS 2 , SnS 2 is also uniformly deposited on the wafer without discrete grain structures observable in the optical microscope in gas source CVD. However, PL from SnS 2 could not be observed due to its indirect gap nature. Fig . 10 shows (a) Raman spectra and (b) photograph of WS 2 grown in cold-wall CVD system at ∼250 • C, 10 kPa (flow rate of WF 6 , H 2 S and Ar are 0.5, 0.5 and 200 sccm, respectively) on 2-inch Si/SiO 2 (100 nm) wafer. Almost the identical Raman spectra as well as mirror-like surface without color unevenness were obtained across the wafer, showing the good uniformity of layer thickness and quality. Although large area uniform growth is not always beneficial for real LSI applications due to the small grain size as described in Section I, combination of the gas source CVD with position-controlled formation of crystal nuclei as shown in Section II could be a targeted solution. However, in present gas source CVD growth conditions, we could not obtain the 1162 VOLUME 6, 2018 position-controlled growth with discrete grains in both hotand cold-wall systems. Instead, uniformly deposited film as shown in the inset of Fig. 9 was seen even on the patterned Si substrates. This means that the difference of the growth mode, single crystal growth with relatively large grain size or uniform film growth with small grains, comes from the difference of growth process between solid and gas source CVD. That is, process condition refinement is needed to reduce crystal nuclei and enlarge grain size in gas source CVD. On the other hand, the availability of low temperature growth as low as ∼250 • C enabled by the high reactivity of source gases can widen the applications of 2D materials, e.g., flexible electronics, biological sensors and the back end of line (BEOL) transistors for 3D monolithic integrated LSIs. Fig. 11 shows (a) cross sectional, (b) high magnification plane view FFT filtered TEM images, and (c) diffraction pattern from ∼1 µm ϕ area of WS 2 grown by cold-wall CVD at ∼400 • C, 2 kPa (flow rate of WF 6 , H 2 S and Ar are 0.01, 10 and 0 sccm, respectively). Although clear layered structure in (a) and lattice image with reasonable (100) space (0.27 nm) in (b) is obtained, spotty diffraction rings in (c) suggests the poly-crystalline nature of our samples with the grain size of ∼100 nm or less. Further optimization of growth conditions together with crystal nucleation-controlled growth as seen in Section II is required for the applications of high performance electronics.
IV. CONCLUSION
Position-controlled solid source CVD growth of WS 2 and SnS 2 has been demonstrated by using patterned Si substrates where step edges effectively worked as crystal nucleation sites. Moreover, a certain level of crystal orientation alignment has been observed in the case of WS 2 . Since this method only uses Si-based substrates, it is quite useful for practical LSI applications. In addition, Gas source CVD systems using industrially familiar precursors has been developed and WS 2 and SnS 2 synthesis has been confirmed. Realization of position-as well as crystal-orientation controlled growth together with crystal quality improvement in gas source CVD would open a way for the use of 2D materials in real LSIs.
